6.8 A 100Gb/s NRZ Transmitter with 8-Tap FFE Using a 7b DAC in 40nm CMOS

Peng, Pen-Jui; Lai, Sheng-Tsung; Wang, Wei-Hung; Lin, Chiang-Wei; Huang, Wei-Chien; Shih, Ted

doi:10.1109/isscc19947.2020.9062934

Cited by 12 publications

(7 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Packaged DACs [5], [6] incurred loss from the package and PCB trace which [5] partially compensated using oscilloscope equalization whereas [6] employed package loss de-embedding. Due to their higher symbol rate, [4], [6] are more affected by equipment bandwidth limitations. Our results, as well as [1]- [4], [9] were obtained using probes.…”

Section: Resultsmentioning

confidence: 99%

See 1 more Smart Citation

A 6-bit 56-GSa/s DAC in 55 nm SiGe BiCMOS

Moeneclaey

Verplaetse

Ramon

et al. 2021

2021 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)

View full text Add to dashboard Cite

We present a 6-bit 56-GSa/s digital-to-analog converter (DAC), implemented in 55 nm SiGe BiCMOS. It consumes 2.36 W of which 0.77 W is utilized in the DAC core. Experiments show an analog 3-dB bandwidth exceeding 28 GHz and an effective number of bits (ENOB) of 3.9. We demonstrate transmission of 112 Gb/s four-level pulse-amplitude modulation (PAM-4) and 168 Gb/s PAM-8 over a channel consisting of an electrical probe and 20 cm RF cables. With pre-equalization compensating the channel loss, we achieve a 0.59 Vpp signal swing.

show abstract

Section: Resultsmentioning

confidence: 99%

“…Due to their higher symbol rate, [4], [6] are more affected by equipment bandwidth limitations. Our results, as well as [1]- [4], [9] were obtained using probes. No oscilloscope equalization or de-embedding was employed in our data transmission experiments.…”

Section: Resultsmentioning

confidence: 99%

A 6-bit 56-GSa/s DAC in 55 nm SiGe BiCMOS

Moeneclaey

Verplaetse

Ramon

et al. 2021

2021 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)

View full text Add to dashboard Cite

show abstract

“…The second option is the DAC-based FFE architecture [8], in which the G m cells of the DAC are in the analog domain and the FFE is fully implemented in the digital domain [Fig. 2(b)].…”

Section: Tx Architecturementioning

confidence: 99%

“…T HE ever-increasing demand for ultrahigh-speed interconnects has driven the development of wireline transmitters (TXs) operating at >100 Gb/s per lane [1]- [8]. For example, PCIe data rates [Fig.…”

Section: Introductionmentioning

confidence: 99%

An Output Bandwidth Optimized 200-Gb/s PAM-4 100-Gb/s NRZ Transmitter With 5-Tap FFE in 28-nm CMOS

Wang

Choi

Lee

et al. 2022

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

This article presents a 200-Gb/s pulse amplitudemodulation four-level (PAM-4) and 100-Gb/s non-return-to-zero (NRZ) transmitter (TX) in 28-nm CMOS technology. To achieve the target data rate, the output bandwidth and swing of the proposed TX are optimized by minimizing the output capacitance of the 4:1 multiplexer (MUX) and driver stage with pull-up current sources and adopting a fully reconfigurable 5-tap feed-forward equalizer (FFE). The key circuit includes a segmented 8:4 MUX and 4:1 MUX/driver, a thermal encoder and retimer, and a flexible clock distribution network. Using the layout generated with Berkeley Analog Generator (BAG), the proposed TX achieves an eye opening with >52.9-mV eye height, 0.36 UI eye width, >98% RLM, and 4.63 pJ/b at 200-Gb/s PAM-4 signaling under >6-dB channel loss at 50 GHz, demonstrating the highest data rate achieved using a planar process.

show abstract

“…A S the CMOS technology advances, the flicker (1/f ) noise upconversion in oscillators has become a serious issue due to the increasingly worsening intrinsic 1/f noise in MOS transistors, especially in FinFETs [1] and FD-SOI [2]. At the same time, the emerging applications of 5G/6G wireless communications [3]- [13], high-speed wireline links [14], [15], and quantum computing [16]- [18] all rely on frequency sources of ultra-low phase noise (PN). Thus, a deep understanding of flicker noise upconversion and ensuing reduction mechanisms in oscillators is highly desired.…”

Section: Introductionmentioning

confidence: 99%