2021 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) 2021
DOI: 10.1109/islped52811.2021.9502497
|View full text |Cite
|
Sign up to set email alerts
|

55nm CMOS Analog Circuit Implementation of LIF and STDP Functions for Low-Power SNNs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 16 publications
(10 citation statements)
references
References 15 publications
0
5
0
Order By: Relevance
“…Low energy cost is pursued in today's applications, and the energy consumption is one of the most important concerns of a memristive system, especially in artificial neural network applications. As shown in Figure 6a, most artificial synaptic devices based on complementary metal-oxide semiconductor (CMOS) technology typically operate at ˜nJ per synaptic event level [67][68][69], and only a few studies reach several tens of pJ [70,71]. By exploiting memristive devices, it is much easier to emulate an artificial synaptic device with an energy cost of few pJ per synaptic event level [72,73] and can even approach hundreds of fJ [74,75], which is much closer to the energy cost of the human brain, i.e., 10 fJ per synaptic event, in comparison to CMOS approaches [76].…”
Section: Applications Scenariosmentioning
confidence: 99%
“…Low energy cost is pursued in today's applications, and the energy consumption is one of the most important concerns of a memristive system, especially in artificial neural network applications. As shown in Figure 6a, most artificial synaptic devices based on complementary metal-oxide semiconductor (CMOS) technology typically operate at ˜nJ per synaptic event level [67][68][69], and only a few studies reach several tens of pJ [70,71]. By exploiting memristive devices, it is much easier to emulate an artificial synaptic device with an energy cost of few pJ per synaptic event level [72,73] and can even approach hundreds of fJ [74,75], which is much closer to the energy cost of the human brain, i.e., 10 fJ per synaptic event, in comparison to CMOS approaches [76].…”
Section: Applications Scenariosmentioning
confidence: 99%
“…Subsequently, when V trigger goes low, it activates M trigger and raises the V mem potential, indicating a spike. The crucial two transistors, M rp and M n1 , act as a switch, while other transistors operate sub-threshold weak signals [9], [10], [16]. In continuation, the reset circuitry comprises a refractory mechanism along with positive feedback to obtain desired time interval between the spikes, which enables bio-plausibility like depolarization and hyperpolarization.…”
Section: ) Hysteresis Comparator (Low Power Schmitt Trigger)mentioning
confidence: 99%
“…Despite the fact that the LIF neural model can be used to simulate a multitude of neurons, it is hard to generate complex spiking patterns. Nonetheless, the LIF neuron is an essential part of the application of SNN as per the reference [4], [9], [10]. The primary mechanism behind the model involves three main sections: the leaky circuit, comparator circuit, and reset circuit.…”
Section: Integrate and Fire (If) Modelmentioning
confidence: 99%
“…The coordinate rotation digital computer (CORDIC) algorithm [15] which employs SNN has been shown to enable the design of low power digital cicuits. Recent works have also further proven the lowpower and low-resource advantages of SNN on hardware [16], [17]. SNNs employ spike timing drpendent plasticity (STDP) to operate.…”
Section: Spiking Neural Networkmentioning
confidence: 99%
“…With the 35-bit binary ECG data, the SNN in [16] can be adapted to classify the data as shown in Figure 5. The pseudocode for increment of array pointer is shown in Figure 5(a), where the switching of data is controlled by Image_Signal(0) and Image_Signal (1).…”
Section: Trainingmentioning
confidence: 99%