4.1 A 7nm 5G Mobile SoC Featuring a 3.0GHz Tri-Gear Application Processor Subsystem

Chen, Hsin-Chen; Lagerquist, Rolf; Nayak, Ashish; Mair, Hugh; Manoharan, Gokulakrishnan; Wang, Ericbill; Gammie, Gordon; Ho, Efron; Rajagopalan, Anand; Yong, Lee-Kee; Madhavaram, Ramu; Jagota, Madhur; Chung, Chi-Jui; Maruthi, Sudhakar; Wiedemeier, Jenny; Chen, Tao; Hsieh, Henry; Dia, Daniel; Rahman, Manzur; Chen, Barry; Lin, Curtis; Lin, Vincent; Chiang, Elly; Wu, Cheng-Yuh; Hsu, Po-Yang; Tsai, Jason Sheng Horng; Wu, Wade; Thippana, Achuta; Huang, Sa

doi:10.1109/isscc42613.2021.9365774

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

4.1 A 7nm 5G Mobile SoC Featuring a 3.0GHz Tri-Gear Application Processor Subsystem

Cited by 4 publications

References 2 publications

A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC

A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC

14.3 A 3nm Adaptive Clock Duty-Cycle Controller for Mitigating Aging-Induced Clock Duty-Cycle Distortion

A Four-Phase Time-Based Switched-Capacitor LDO With 13-ns Settling Time at 0.5-V Input for Energy-Efficient Computing in SoC Applications

Contact Info

Product

Resources

About