2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) 2015
DOI: 10.1109/rfic.2015.7337790
|View full text |Cite
|
Sign up to set email alerts
|

20-GHz PLL-based configurable frequency generator in 180nm SiGe-on-SOI BiCMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…For lower noise figure the RF-FPGA can be reconfigured in an LNA first architecture to achieve a NF of 10 dB and an IIP3 of 6 dBm [5]. The onchip frequency generators have a phase noise of -157 dBc/Hz at a 40 MHz offset from a 5.5 GHz reference [6]. Reference 5 illustrates the performance of these sub-blocks over frequency and configuration.…”
Section: Bae'smentioning
confidence: 99%
“…For lower noise figure the RF-FPGA can be reconfigured in an LNA first architecture to achieve a NF of 10 dB and an IIP3 of 6 dBm [5]. The onchip frequency generators have a phase noise of -157 dBc/Hz at a 40 MHz offset from a 5.5 GHz reference [6]. Reference 5 illustrates the performance of these sub-blocks over frequency and configuration.…”
Section: Bae'smentioning
confidence: 99%