2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 2000 (Cat. No.00CH37072)
DOI: 10.1109/asmc.2000.902601
|View full text |Cite
|
Sign up to set email alerts
|

2-in-1 total process integration in MERIE etch chamber for Cu dual damascene applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…These developments help to improve etching rate uniformity and result in improving via and trench CD variation within wafer. To reduce wafer-to-wafer CD variation, good repeatability and stability process and etching tool are needed [10]- [12]. For example, depositionless etching processes, sequential etching processes, and depositionless chamber design are effective for repeatability and stability.…”
Section: Introductionmentioning
confidence: 99%
“…These developments help to improve etching rate uniformity and result in improving via and trench CD variation within wafer. To reduce wafer-to-wafer CD variation, good repeatability and stability process and etching tool are needed [10]- [12]. For example, depositionless etching processes, sequential etching processes, and depositionless chamber design are effective for repeatability and stability.…”
Section: Introductionmentioning
confidence: 99%