2024 IEEE International Solid-State Circuits Conference (ISSCC) 2024
DOI: 10.1109/isscc49657.2024.10454404
|View full text |Cite
|
Sign up to set email alerts
|

14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS

Liqun Feng,
Xuansheng Ji,
Longhao Kuang
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?