13.56 MHz Triple Mode Rectifier Circuit With Extended Coupling Range for Wirelessly Powered Implantable Medical Devices

Engur, Yasemin; Yigit, H. Andac; Külah, Haluk

doi:10.1109/tbcas.2020.3047551

Cited by 5 publications

(1 citation statement)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Consequently, in strongly connected WPT systems, this causes the primary-side inverter to operate in hard switching, which leads to lower efficiency and increases the risk of circuit failure. An impedance control network (ICN) resonant converter uses two inverters and can lower the step-down burden on its transformer by a factor of two due to the stacking operation of its inverters [20]- [23].…”

Section: Introductionmentioning

confidence: 99%

A High-Efficiency Triple-Mode Active Rectifier With Gate Charge Recycling Technique for Wireless Power Transfer System

et al. 2022

View full text Add to dashboard Cite

This paper presents an active rectifier design with a gate charge recycling technique. Gate switching increases the switching losses of the active rectifier, therefore, as a way to reduce switching losses, the gate charge recycling technique is proposed. The output power of 15 W is achieved to enable rapid charging using the three standards for wireless charging mode, magnetic induction (WPC and PMA), and magnetic resonance (A4WP). Power-sharing is used to lower the amount of power consumed by each standard mode core. In WPC, and PMA mode zero current sensing (ZCS) technique has been used while in the A4WP mode, the digitally controlled delay adjustment (DCDA) technique has been employed. By using a gate charge recycling block, the efficiency has been considerably improved due to the lower power consumption. It aims to increase the overall efficiency by reusing switching loss using the gate charge recycling block, and it has effectiveness by allowing three standard modes to operate with one single chip. The proposed design combines charge-recycling with zero current sensing techniques to improve power efficiency. The layout size is 4.75 µm 2 . The achieved efficiency is 98.6 % in the magnetic induction method (WPC/PMA) at 15 W, and 94.86 % in the magnetic resonance method (A4WP) with an output power level of 15 W. The chip is fabricated in the BCD 0.18 µm CMOS process.INDEX TERMS Active rectifier, deglitch circuit, gate charge recycling, high efficiency, switching loss, wireless power transfer system, zero current sensing.

show abstract

Section: Introductionmentioning

confidence: 99%