2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers 2008
DOI: 10.1109/isscc.2008.4523233
|View full text |Cite
|
Sign up to set email alerts
|

1200μm2 Physical Random-Number Generators Based on SiN MOSFET for Secure Smart-Card Application

Abstract: Secure digital chips such as those found in smart cards are widely used for financial transactions and the transfer of confidential information. Small circuits for high-level information security have to be implemented in these chips. These secure circuits thus require a small ph-RNG (physical random-number generator) capable of generating unpredictable random numbers. A smart card of just a few mm 2 is almost entirely occupied by the CPU, coprocessor, random logic, ROM, RAM, EEPROM, etc., and the memory capac… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
29
0
1

Year Published

2011
2011
2023
2023

Publication Types

Select...
5
2

Relationship

2
5

Authors

Journals

citations
Cited by 36 publications
(32 citation statements)
references
References 4 publications
0
29
0
1
Order By: Relevance
“…Here, we investigate N-bit LFSR with N ≤ 8. Concretely, we try (1, 0), (2, 1, 0), (3, 1, 0), (4, 1, 0), (7,1,0), and (7, 3, 0) LFSRs, where listing (1, 0) means that a new bit is generated by XORing a shifted bit with the next bit, and listing (7, 1, 0) means that a seven times shifted bit and a shifted bit are XORed with the next bit, and so on. Figure 5 shows (2, 1, 0)-LFSR and (3, 1, 0 …”
Section: B Coupling With Linear Feedback Shift Resistor (Lfsr)mentioning
confidence: 99%
“…Here, we investigate N-bit LFSR with N ≤ 8. Concretely, we try (1, 0), (2, 1, 0), (3, 1, 0), (4, 1, 0), (7,1,0), and (7, 3, 0) LFSRs, where listing (1, 0) means that a new bit is generated by XORing a shifted bit with the next bit, and listing (7, 1, 0) means that a seven times shifted bit and a shifted bit are XORed with the next bit, and so on. Figure 5 shows (2, 1, 0)-LFSR and (3, 1, 0 …”
Section: B Coupling With Linear Feedback Shift Resistor (Lfsr)mentioning
confidence: 99%
“…Here, we investigate N-bit LFSR with N ≤ 8. Concretely, we try (1, 0), (2, 1, 0), (3, 1, 0), (4, 1, 0), (7,1,0), and (7, 3, 0) LFSRs, where listing (1, 0) means that a new bit is generated by XORing a shifted bit with the next bit, and listing (7, 1, 0) means that a seven times shifted bit and a shifted bit are XORed with the next bit, and so on. …”
Section: B Coupling With Linear Feedback Shift Resistor (Lfsr)mentioning
confidence: 99%
“…Table III shows that the estimated generation speeds of MRAM-based RNGs are much faster than those of state-ofthe-art RNGs reported in ref. 1 , as a function of error correcting capability t for n = 31, 63 and 127 BCH codes. Note that raw bit sequence just after MRAM unit fails in almost all these tests.…”
Section: Mram Rngmentioning
confidence: 99%
See 1 more Smart Citation
“…Rigaud (4) (1) ISEN Toulon et pole CNFM de Toulon (2) Polytech'Marseille et pole CNFM de Marseille (3) IM2NP Laboratoire, (4) EMSE, Ecole des Mines de Saint Etienne Contact: edith.kussener@yncrea.fr Dans le cadre de la formation à l'ISEN Toulon, les étudiants de première année de Master ont pour mission de réaliser un projet sur une durée de 300h. Ce projet a eu pour vocation première la réalisation d'un produit en utilisant les outils d'aide à la simulation proposés par le CNFM, mais également les outils de gestion de projets.…”
unclassified