“…Recently, investigators have successfully demonstrated heterogeneous integration of InP HBTs and Silicon CMOS using variations on wafer bonding techniques [1,2] where the III-V eptaxial layers or completed devices are bonded to the surface of a completed Si CMOS wafer. A more attractive approach is the direct integration of CMOS and III-V devices on a common silicon substrate (Fig 1, right).…”