100-V high-performance amplifiers in BCD technology for SLIC applications

Castello, R.; Lari, Federico; Siligoni, M.; Tomasini, L.

doi:10.1109/4.149431

Cited by 11 publications

(6 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Furthermore a follower circuit is placed between the first and the second stage of the amplifier. [8,18,19].…”

Section: Push-pull Frequency Responsementioning

confidence: 98%

“…These circuit have the characteristic of being made-up of the parallel combination of a class AlB or even class A circuit and of a class Bone [7,8]. The class AlB circuit carries the entire output current in quiescent conditions.…”

Section: Push-pull Stagesmentioning

confidence: 99%

“…A straightforward implementation of the topology of Fig.7 is shown in Fig.8 [8,10]. In this solution the input stage directly drives the gate of the n-MOS output device M 2 .…”

Section: M2mentioning

confidence: 99%

“…In particular the output pole, which can be low due to the large load capacitance, is moved up to a frequency approximately equal to (1) Stability can easily be obtained insuring that If a very large load capacitor is present, the above condition may be difficult to achieve. In this case a modified Miller compensation scheme as shown in Fig.18 can be used [8,18,19]. In the circuit a common gate MOS transistor is placed between one terminal of the Miller capacitor and the high impedance node at the output of the first stage.…”

Section: Push-pull Frequency Responsementioning

confidence: 99%

See 3 more Smart Citations

CMOS Buffer Amplifiers

Castello

1993

Analog Circuit Design

View full text Add to dashboard Cite

This paper gives a tutorial presentation on the design of buffer amplifiers in CMOS technology. These are circuits that must drive a load made up of either a large capacitor or a small resistor or both. The core of the paper deals with special purpose buffer amplifiers intended for a specific application most often within a mixed analOg/digital system integrated on a single chip. Several architectures for both input class NB and output push-pull stages are discussed and compared. Issues like quiescent current control, frequency compensation, open loop and closed loop linearity are analysed in detail with the help of many examples.

show abstract

“…Furthermore a follower circuit is placed between the first and the second stage of the amplifier. [8,18,19].…”

Section: Push-pull Frequency Responsementioning

confidence: 98%

Section: Push-pull Stagesmentioning

confidence: 99%

“…A straightforward implementation of the topology of Fig.7 is shown in Fig.8 [8,10]. In this solution the input stage directly drives the gate of the n-MOS output device M 2 .…”

Section: M2mentioning

confidence: 99%

Section: Push-pull Frequency Responsementioning

confidence: 99%

See 2 more Smart Citations

CMOS Buffer Amplifiers

Castello

1993

Analog Circuit Design

View full text Add to dashboard Cite

show abstract

“…We closely investigated possible structures and soon rejected the more common solutions with complementary devices in the output stage [3], as the HVdevices of our process behave strongly unsymmetrical. So we chose the circuit concept of fig.…”

Section: A) Buffermentioning

confidence: 99%

Integration of a subscriber line interface circuit (SLIC) in a new 170 V smart power technology

Zojer

Koban

Petschacher

et al.

Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95

View full text Add to dashboard Cite

The presented IC performs the high-volltage functions of an electronic central office subscriber line interface without the need for any transformers or relays. The challenges of SLIC integration stem from the combination of requirements: 150V supply, 0.2% accuracy and up to 200nF loads, while operating in a harsh environment. A new BCD-process and circuitry that emphasizes the relative merits of the devices (e.g. buffers with DMOS outputs, n-type supply voltage switch, accuracy by polyresistors) yielded a 30mm2 rugged SLIC in the first design step. All transmission specifications are inet without trimming.

show abstract

DMOS Technology

Berkhout

1997

Integrated Audio Amplifiers in BCD Technology

View full text Add to dashboard Cite

100-V high-performance amplifiers in BCD technology for SLIC applications

Cited by 11 publications

References 4 publications

CMOS Buffer Amplifiers

CMOS Buffer Amplifiers

Integration of a subscriber line interface circuit (SLIC) in a new 170 V smart power technology

DMOS Technology

Contact Info

Product

Resources

About