“…ries and only perhaps two times slower than for economical all-bipolar memories. Dynamic memory-cell circuits offer substantial silicon area savings over flip-flop designs, but stored information must be refreshed at intervals on the order of 1 ms [5], [6]. The system reliabilityy of such approaches remains to be demonstrated, and memory-cycle times are typically greater than for the flip-flop design described here.…”