1970
DOI: 10.1109/jssc.1970.1050112
|View full text |Cite
|
Sign up to set email alerts
|

100-ns electronically variable semiconductor memory using two diodes per memory cell

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

1970
1970
1974
1974

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…ries and only perhaps two times slower than for economical all-bipolar memories. Dynamic memory-cell circuits offer substantial silicon area savings over flip-flop designs, but stored information must be refreshed at intervals on the order of 1 ms [5], [6]. The system reliabilityy of such approaches remains to be demonstrated, and memory-cycle times are typically greater than for the flip-flop design described here.…”
Section: Considerablementioning
confidence: 99%
“…ries and only perhaps two times slower than for economical all-bipolar memories. Dynamic memory-cell circuits offer substantial silicon area savings over flip-flop designs, but stored information must be refreshed at intervals on the order of 1 ms [5], [6]. The system reliabilityy of such approaches remains to be demonstrated, and memory-cycle times are typically greater than for the flip-flop design described here.…”
Section: Considerablementioning
confidence: 99%