2014
DOI: 10.1109/led.2014.2339197
|View full text |Cite
|
Sign up to set email alerts
|

1.5-kV and 2.2-m<inline-formula> <tex-math notation="TeX">\(\Omega \) </tex-math></inline-formula>-cm<inline-formula> <tex-math notation="TeX">\(^{2}\) </tex-math></inline-formula> Vertical GaN Transistors on Bulk-GaN Substrates

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

5
133
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 302 publications
(138 citation statements)
references
References 19 publications
5
133
0
Order By: Relevance
“…And the simulated values of breakdown voltage and on-resistance well tally with experimental results previously published in Ref. [12]. These simulation models are then applied for simulating the proposed GaN PI-VHFET device with p-GaN islands.…”
Section: Device Characteristicssupporting
confidence: 74%
See 2 more Smart Citations
“…And the simulated values of breakdown voltage and on-resistance well tally with experimental results previously published in Ref. [12]. These simulation models are then applied for simulating the proposed GaN PI-VHFET device with p-GaN islands.…”
Section: Device Characteristicssupporting
confidence: 74%
“…A GaN-based vertical transistor is fabricated by Nie et al in Ref. [12], and we can see that the location of simulated conventional GaN VHFETs is very close to this experimental result. In addition, a highest FOM of GaN-based lateral transistor is reported by Bahat-Treidel et al in Ref.…”
Section: Optimization Of Multiple P-gan Islands Dependence Of Fomsupporting
confidence: 74%
See 1 more Smart Citation
“…Similar devices can be realized with all-AlGaN or Ga 2 O 3 , with appropriate current blocking techniques, to access higher operating voltages. [217][218][219][220] However, the CAVET suffers from its own problems; for example, it requires a number of etch-and-regrowth steps which to date have resulted in buried pn junctions with excessive leakage current, due to traps introduced at the etched surfaces. Nonetheless, normally-off devices may be easier to realize in a CAVET than in a vertical JFET, again due to the precise doping and layer thickness control afforded by epitaxy as opposed to lithography and implantation.…”
Section: Methodsmentioning
confidence: 99%
“…To achieve this confinement, a local carrier-blocking layer of p-GaN has been proposed. 4 Crystal regrowth 5 or ion implantation 6 into the n-type layer are commonly employed methods to achieve such a current-blocking layer.…”
Section: All Article Content Except Where Otherwise Noted Is Licensmentioning
confidence: 99%