1.2 micron, high speed, high density CMOS analog library

Trontelj, Janez; Trontelj, L.; Ozbolt, S.; Pletersek, T.; Kunc, V.

doi:10.1109/cicc.1988.20925

Cited by 2 publications

(2 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…

Using self-calibrating techniques, it is possible to obtain fully monolithic voltage-controlled oscillator (VCO) and one-shot multivibrator of which the characteristics are stable against the variation in the process parameters, power supply and temperature.

…”

mentioning

confidence: 99%

See 1 more Smart Citation

A high-performance perpendicular FDIC using analog and digital standard cell methodology

Matsuo¹,

Fujii²,

Kasai³

et al. 1989

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

View full text Add to dashboard Cite

For mixed analog and digital applications, standard cell design method has been developed [1] [2]. This paper describes several new analog circuit techniques and design aspects of a high performance CMOS analog cell library.Using self-calibrating techniques, it is possible to obtain fully monolithic voltage-controlled oscillator (VCO) and one-shot multivibrator of which the characteristics are stable against the variation in the process parameters, power supply and temperature. And using mixed analog and digital standard cell with FDC core cell, we have developed a high integration, and high performance Perpendicular Floppy Disk Controller (PFDC*) including a sophisticated Variable Frequency Oscillator (VFO). All of the circuits were implemented on a standard 1 . 5~ m CMOS Pwell process with double metal. *TC8569F INTRODUCTIONFloppy Disk Drives (FDD) is improving in recording densities and data rates [3]. Fig-I shows a simplified block diagram of FDD system. Readlwrite signals exchanged between the host and Floppy Disk Controller (FDC) are byte-parallel, and between FDC and the FDD, bit-serial.VFO handles the complex and sensitive readiwrite signals in bit-serial form.While reading, VFO performs phase locked loop (PLL) with the data synchronization on incoming read data from the FDD. Finally, the data is converted to the NRZ data form from FMIMFM channel data.While writing, VFO performs to encode the NRZ write data to the FMIMFM channel data. Finally, the data is sent directly to the FDD.The VCO and the analog one-shot multivibrator in VFO will be followed by next indepth discussion of circuit techniques. PFDC is a single chip LSI for FDC, which has VFO and other circuits with FDC core and supports data rates up to 1 Mbps for Perpendicular Magnetized FDD.

show abstract

“…

…”

mentioning

confidence: 99%

“…For mixed analog and digital applications, standard cell design method has been developed [1] [2]. This paper describes several new analog circuit techniques and design aspects of a high performance CMOS analog cell library.…”

mentioning

confidence: 99%