VLSI Design Course with Verification of RISC-V Design using Universal Verification Methodology (UVM)

Loh, Siu Hong; Liew, You Hong; Sim, Jia Jia

doi:10.1109/iccsce54767.2022.9935582

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2022

2024

Publication Types

Select...

Other2

Article1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Functional Verification of Arithmetic Logic Unit and Instruction Fetch Unit of a 32-bit RV321M ISA based RISC-V Processor

Verma,

C S,

Shrinivasan

2024

2024 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)

View full text Add to dashboard Cite

Functional Verification of Arithmetic Logic Unit and Instruction Fetch Unit of a 32-bit RV321M ISA based RISC-V Processor

Verma,

C S,

Shrinivasan

2024

2024 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)

View full text Add to dashboard Cite

Verification of 10 GB Ethernet MAC Core using Loopback Bringup Testcase

Jenila,

Gurram,

Jagarlamudi

et al. 2023

2023 7th International Conference on Intelligent Computing and Control Systems (ICICCS)

View full text Add to dashboard Cite

A rigorous approach to microprocessor verification using UVM

Bindu¹

2022

JELE

View full text Add to dashboard Cite

In today's fast-paced technology industry, microprocessors play an increasingly important role in a wide range of applications. However, verifying the correctness of complex microprocessor designs remains a significant challenge. To address this issue, a rigorous approach to microprocessor verification using the Universal Verification Methodology (UVM) is proposed. UVM provides a standardised and scalable approach to verifying digital designs, including microprocessors, and has been widely adopted in the industry. This research proposes a UVM-based verification framework for microprocessors that can identify and eliminate design errors early in the development cycle. The proposed approach covers functional verification, performance verification, and hardware-software co-verification. The effectiveness of the proposed approach is evaluated through a case study of a commercial microprocessor design, where the UVM-based verification framework successfully detected and resolved several design bugs. The results demonstrate the potential of the proposed rigorous approach to microprocessor verification using UVM to enhance the quality and reliability of microprocessor designs.

show abstract

VLSI Design Course with Verification of RISC-V Design using Universal Verification Methodology (UVM)

Cited by 3 publications

References 9 publications

Functional Verification of Arithmetic Logic Unit and Instruction Fetch Unit of a 32-bit RV321M ISA based RISC-V Processor

Functional Verification of Arithmetic Logic Unit and Instruction Fetch Unit of a 32-bit RV321M ISA based RISC-V Processor

Verification of 10 GB Ethernet MAC Core using Loopback Bringup Testcase

A rigorous approach to microprocessor verification using UVM

Contact Info

Product

Resources

About