2015 International Conference on Computer Science and Mechanical Automation (CSMA) 2015
DOI: 10.1109/csma.2015.33
|View full text |Cite
|
Sign up to set email alerts
|

The Design and Simulation of IIC Communication SOPC Core Based on Avalon Bus

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…Apart from that, the author in paper [7] had design an IIC IP with Avalon bus. The design combine with other IPs in Quartus II using System on Programmable Chip (SOPC) to become a complete system.…”
Section: Introductionmentioning
confidence: 99%
“…Apart from that, the author in paper [7] had design an IIC IP with Avalon bus. The design combine with other IPs in Quartus II using System on Programmable Chip (SOPC) to become a complete system.…”
Section: Introductionmentioning
confidence: 99%