DOI: 10.1109/date.2004.1268945
View full text
|
|
Share

Abstract: Abstract. We present a new decompression architecture suitable for embedded cores in SoCs which focuses on improving the download time by avoiding higher internalto-ATE clock ratios and by exploiting hardware parallelism. The Bounded Huffman compression facilitates decompression hardware tradeoffs. Our technique is scalable in that the downloadable RAM-based decode table and accommodates for different SoC cores with different characteristics such as the number of scan chains and test set data distributions.