2005
|
|

Abstract: We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on the order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals … Show more

Help me understand this report

Search citation statements

Order By: Relevance
Select...
2
1
1
1
0
182
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

0
182
0
Order By: Relevance
“…In this work, trap fabrication is based on 300 mm glass wafer platform with a standard foundry process, as shown in Figure 1 a. Traps adopt a linear 5‐wire geometry [ 8 ] with RF line widths of 20, 40, 80, and 120 μm. As an example, the trap shown in Figure 1b is an 80 μm trap with a nominal ion‐surface distance d = 75 μm.…”
Section: Trap Design and Fabricationmentioning
See 1 more Smart Citation
Create an account to read the remaining citation statements from this report. You will also get access to:
  • Search over 1b+ citation statments to see what is being said about any topic in the research literature
  • Advanced Search to find publications that support or contrast your research
  • Citation reports and visualizations to easily see what publications are saying about each other
  • Browser extension to see Smart Citations wherever you read research
  • Dashboards to evaluate and keep track of groups of publications
  • Alerts to stay on top of citations as they happen
  • Automated reference checks to make sure you are citing reliable research in your manuscripts
  • 14 day free preview of our premium features.

Trusted by researchers and organizations around the world

Over 100,000 students researchers, and industry experts at use scite

See what students are saying

rupbmjkragerfmgwileyiopcupepmcmbcthiemesagefrontiersapsiucrarxivemeralduhksmucshluniversity-of-gavle
“…In this work, trap fabrication is based on 300 mm glass wafer platform with a standard foundry process, as shown in Figure 1 a. Traps adopt a linear 5‐wire geometry [ 8 ] with RF line widths of 20, 40, 80, and 120 μm. As an example, the trap shown in Figure 1b is an 80 μm trap with a nominal ion‐surface distance d = 75 μm.…”
Section: Trap Design and Fabricationmentioning
“…In the past decades, trapped ion technologies have been rapidly developed for applications in quantum computing, [ 1–3 ] simulation, [ 4,5 ] and sensing. [ 6,7 ] Invented in 2005 [ 8 ] and demonstrated for the first time in 2006, [ 9 ] the surface ion trap geometry, in which all the electrodes lie in the same plane, enables microfabrication flexibility for complex electrode designs, [ 10,11 ] optoelectronic integration [ 12,13 ] enhancing then trap scalability and functionality. Trapped ions are among the most promising systems to realize scalable quantum computers due to their capability in precise manipulation of multiple ion qubits with high fidelity [ 14 ] and long coherence time.…”
Section: Introductionmentioning
“…The five-wire electrode geometry of surface ion traps has been analytically modelled in numerous studies [28], [56], [57] including the modelling of electrostatics due to gaps between electrodes [58].…”
Section: Box 1: Ion Trapping Basicsmentioning
“…More recently, there has been interest in chip-scale ion trap arrays for quantum information processing [347][348][349]. In this case, the emphasis is on creating, transporting and confining ion packets based on ionized single atoms, which are deliberately injected, rather than chemical analysis of larger, unknown molecules.…”
Section: General Scientific Applicationsmentioning