2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC) 2017
DOI: 10.1109/edssc.2017.8126526
|View full text |Cite
|
Sign up to set email alerts
|

Split-gate architecture for higher breakdown voltage in STI based LDMOS transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2021
2021

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 2 publications
0
0
0
Order By: Relevance