Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems
DOI: 10.1109/async.1997.587176
|View full text |Cite
|
Sign up to set email alerts
|
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
29
0

Publication Types

Select...
5
2
2

Relationship

0
9

Authors

Journals

citations
Cited by 72 publications
(29 citation statements)
references
References 10 publications
0
29
0
Order By: Relevance
“…Hence, with a controller in the system, the dynamic data dependent delay control can be achieved. Similar works are referred in [6] and [7]. …”
Section: Fig 1 8×8 Pipelined Braun Array Multipliermentioning
confidence: 67%
“…Hence, with a controller in the system, the dynamic data dependent delay control can be achieved. Similar works are referred in [6] and [7]. …”
Section: Fig 1 8×8 Pipelined Braun Array Multipliermentioning
confidence: 67%
“…There have been numerous papers on asynchronous adders with a variety of topologies (e.g. [5,[10][11][12]). …”
Section: A Asynchronous Arithmeticmentioning
confidence: 99%
“…Asynchronous, delayinsensitive circuits [1]- [13] enable operation over a wide voltage range. Some of them employ dual rail logic [1]- [4], others use single-rail design [5]- [9] [26], while still others combine single-and dual-rail for further energy minimization [10]- [13]. General purpose programmable instruction-execution based processors are avoided when possible, to eliminate the energy required for instruction fetch and decode [1] [2] [14] [15].…”
Section: Introductionmentioning
confidence: 99%
“…Fast static, bundled-data asynchronous adders are described in [26] [27]. Both papers describe various speed-up techniques that may trade-off power efficiency for speed.…”
Section: Introductionmentioning
confidence: 99%