2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC) 2012
DOI: 10.1109/epepemc.2012.6397402
|View full text |Cite
|
Sign up to set email alerts
|

Simple Digital Pulse Width Modulator with 60 picoseconds resolution using a low-cost FPGA

Abstract: This paper describes a very simple Digital Pulse Width Modulator (DPWM), with under 100 picoseconds resolution capability in low-cost field-programmable gate arrays (FPGA). The DPWM implementation is based on internal carry chains and internal logic resources which are present in most FPGA families. The proposed approach does not require manual routing or placement, consumes few hardware resources, and does not rely on specialized phase locked loop or clock management resources. The DPWM is capable of supporti… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
2
0
2

Year Published

2012
2012
2021
2021

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 14 publications
0
2
0
2
Order By: Relevance
“…Estado de la técnica DPWM l aumento de la frecuencia de conmutación en los circuitos electrónicos ha ido evolucionando a lo largo de los años. Inicialmente, los primeros moduladores digitales generaban las distintas modulaciones a través de la combinación de contadores y comparadores [8], [9]. Para la modulación de tipo PWM, el contador es encargado de generar la señal triangular usando para ello el reloj del dispositivo controlador como referencia temporal.…”
Section: Estructura De La Tesisunclassified
See 1 more Smart Citation
“…Estado de la técnica DPWM l aumento de la frecuencia de conmutación en los circuitos electrónicos ha ido evolucionando a lo largo de los años. Inicialmente, los primeros moduladores digitales generaban las distintas modulaciones a través de la combinación de contadores y comparadores [8], [9]. Para la modulación de tipo PWM, el contador es encargado de generar la señal triangular usando para ello el reloj del dispositivo controlador como referencia temporal.…”
Section: Estructura De La Tesisunclassified
“…En [8], los autores proponen dos diseños de arquitectura DPWM de tipo híbrido, donde la parte asíncrona está formada por una línea de retardo que ellos mismos diseñan utilizando puertas lógicas existentes dentro de la propia lógica de la FPGA. Estas arquitecturas fueron probadas en dos modelos de FPGAs distintos.…”
Section: Uso De Arquitecturas Híbridasunclassified
“…Finally, the blue cluster shows that the fault tolerance and high reliability systems are based in fault injection impelmentations [1488,1489] and single event upset tolerance mechanisms [1490][1491][1492]. In addition, other relevant relations are shown in colored lines, like digital control with PWM [1493,1494], simulation with modeling [1057,1118,1495] and performance with algorithms [1496][1497][1498].…”
Section: Applications Mappingmentioning
confidence: 99%
“…These implementations obtain excellent resolution results, but they require manual routing or post fitting adjustments, and they lack of flexibility as the obtained resolution must be a multiple of technology dependent delays. A recent work [7] uses Altera's synthesis tool features to avoid the need for manual routing but still suffer from the second drawback.…”
Section: Introductionmentioning
confidence: 99%