2008 IEEE International Symposium on Workload Characterization 2008
DOI: 10.1109/iiswc.2008.4636102
|View full text |Cite
|
Sign up to set email alerts
|

Reproducible simulation of multi-threaded workloads for architecture design exploration

Abstract: Abstract

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2010
2010
2022
2022

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(3 citation statements)
references
References 22 publications
(30 reference statements)
0
3
0
Order By: Relevance
“…Instead, they should write new extensions for the simulator and plug the new extensions into the existing simulator to realize new configurations. This approach can also help support the reproducibility of results, since each module can be clearly defined and reused [46]. DP-3: No magic.…”
Section: Gpu Simulator Design Principlesmentioning
confidence: 99%
“…Instead, they should write new extensions for the simulator and plug the new extensions into the existing simulator to realize new configurations. This approach can also help support the reproducibility of results, since each module can be clearly defined and reused [46]. DP-3: No magic.…”
Section: Gpu Simulator Design Principlesmentioning
confidence: 99%
“…Lepak et al [125] and Pereira et al [156] present approaches to provide reproducible behavior of multithreaded programs when simulating different architecture configurations on execution-driven simulators; whereas Lepak et al consider full-system simulation, Pereira et al focus on user-level simulation. These approaches eliminate non-determinism by guaranteeing that the same execution paths be executed: they enforce the same order of shared memory accesses across simulations by introducing artificial stalls; also, interrupts are forced to occur at specific points during the simulation.…”
Section: Eliminate Non-determinismmentioning
confidence: 99%
“…Pin provides an API for writing custom instrumentation, enabling its use in a wide variety of performance analysis tasks such as workload characterization, program tracing, cache modeling, and simulation [11], [15], [18], [19], [26]. Pin is the underlying infrastructure for commercial products like the Intel R Parallel Studio suite of performance analysis tools.…”
Section: Introductionmentioning
confidence: 99%