2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems 2008
DOI: 10.1109/ddecs.2008.4538796
|View full text |Cite
|
Sign up to set email alerts
|

Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2009
2009
2021
2021

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…In particular, we plan to employ REPOMO32 in the area of circuit diagnostics and security. The "second" function provided by polymorphic gates can be activated in test mode of a circuit in order to detect faults [11] or reduce the number of test vectors [10], [16]. In the area of security, polymorphic gates can implement "invisible" functions which can be activated under special conditions.…”
Section: B Potential Applicationsmentioning
confidence: 99%
See 1 more Smart Citation
“…In particular, we plan to employ REPOMO32 in the area of circuit diagnostics and security. The "second" function provided by polymorphic gates can be activated in test mode of a circuit in order to detect faults [11] or reduce the number of test vectors [10], [16]. In the area of security, polymorphic gates can implement "invisible" functions which can be activated under special conditions.…”
Section: B Potential Applicationsmentioning
confidence: 99%
“…This gate exhibits a very unconventional structure; in particular, it does not follow the wellaccepted rules for transistor-level design of CMOS gates. Then, researchers have begun to develop the methods for polymorphic circuits synthesis and integrate the polymorphic gates to various digital circuits to enhance their functionality [10], [11], [12], [13], [14], [15], [16]. Almost exclusively, the experiments were done using simulators.…”
Section: Introductionmentioning
confidence: 99%