2021
DOI: 10.1007/s12046-021-01644-x
|View full text |Cite
|
Sign up to set email alerts
|

RE-PUPIL: resource efficient pupil detection system using the technique of average black pixel density

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 22 publications
(3 citation statements)
references
References 23 publications
0
3
0
Order By: Relevance
“…The prototype system has been described as being used to locate the iris in visible wavelength (VW) images, but it can also be used in near-infrared (NIR) images. Navaneethan et al [13] proposed using average black pixel density to detect the pupil region on an FPGA. Simple threshold and morphology techniques were used in this work, which is unsuitable for larger datasets.…”
Section: Related Workmentioning
confidence: 99%
“…The prototype system has been described as being used to locate the iris in visible wavelength (VW) images, but it can also be used in near-infrared (NIR) images. Navaneethan et al [13] proposed using average black pixel density to detect the pupil region on an FPGA. Simple threshold and morphology techniques were used in this work, which is unsuitable for larger datasets.…”
Section: Related Workmentioning
confidence: 99%
“…Another function that our ETS using FPGA can provide is detecting the size of pupil which is crucial in some applications such as medical diagnosis because diameter of the pupil varies in reaction to illumination. The most commonly used approach of detecting pupil size is finding the largest contour in the image with assumption that it is the pupil and fitting an ellipse or a circle to that [9], [12][13][14].…”
Section: Pupil Size Detectionmentioning
confidence: 99%
“…However, several FPGA-based works fail to achieve high accuracy due to not mitigating this error properly [8]. Also, various works deal with that using software-hardware collaborative design which wastes benefits of FPGA hardware acceleration and is not appropriate for real-time applications [9].…”
Section: Introductionmentioning
confidence: 99%