2015
DOI: 10.15282/jmes.9.2015.9.0157
View full text
|
Sign up to set email alerts
|
Share

Abstract: This paper presents a study of optimizing input process parameters on leakage current (IOFF) in silicon-on-insulator (SOI) Vertical Double-Gate [1] Metal Oxide Field-Effect-Transistor (MOSFET) by using L36 Taguchi method. The performance of SOI Vertical DG-MOSFET device is evaluated in terms of its lowest leakage current (IOFF) value. An orthogonal array [2], main effects, signal-to-noise ratio (SNR) and analysis of variance (ANOVA) are utilized in order to analyze the effect of input process parameter variati…

Expand abstract

Search citation statements

Order By: Relevance

Citation Types

0
4
0

Paper Sections

0
0
0
0
0

Publication Types

0
0
0
0

Relationship

0
0

Authors

Journals