Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling

Li, Li; Lu, Yinghai; Zhou, Hai

doi:10.1109/tvlsi.2013.2280732

Cited by 3 publications

(1 citation statement)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In order to mitigate the effect process variations on skew, multi-domain clock skew scheduling [11] is proposed. In [12,13], two optimal algorithms are developed to implement a multi-domain clock skew scheduling.…”

Section: Introductionmentioning

confidence: 99%

Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks

Liu

Salman

Sitik

et al. 2015

Proceedings of the 25th Edition on Great Lakes Symposium on VLSI

View full text Add to dashboard Cite

Clock skew scheduling is a common and well known technique to improve the performance of sequential circuits by exploiting the mismatches in the data path delays. Existing clock skew scheduling techniques, however, cannot effectively consider heavily gated clock networks where a local clock tree exists between clock gating cells and registers. A methodology is proposed in this paper to efficiently achieve clock skew scheduling in circuits with gated clock networks. The methodology is implemented via both linear programming and constraint graph based approaches, and evaluated using the largest ISCAS'89 benchmark circuits with clock gating. The results demonstrate up to approximately 21% reduction in clock period while maintaining the power savings achieved by clock gating. A conventional design flow is used for the experiments, demonstrating the applicability of the proposed algorithms to automation.

show abstract

Section: Introductionmentioning

confidence: 99%