2022
DOI: 10.1109/tgrs.2022.3140428
|View full text |Cite
|
Sign up to set email alerts
|

On-Orbit Real-Time Variational Image Destriping: FPGA Architecture and Implementation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
2
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 48 publications
0
2
0
Order By: Relevance
“…Striping noise is an important topic for line array detector 2 . According to Equation (3), the striping noise comes from two ways [3][4][5] . One is the inconsistency of response spectra of different detectors, and the other is the difference of the radiation response coefficients of the detectors.…”
Section: Removal Of Striping Noisementioning
confidence: 99%
“…Striping noise is an important topic for line array detector 2 . According to Equation (3), the striping noise comes from two ways [3][4][5] . One is the inconsistency of response spectra of different detectors, and the other is the difference of the radiation response coefficients of the detectors.…”
Section: Removal Of Striping Noisementioning
confidence: 99%
“…In addition to high performance requirements, the system should consume low power and have minimal size since onboard systems have limited resources. Field programmable gate arrays (FPGAs) have emerged as a suitable option for onboard processing of hyperspectral data [3]- [8] due to their reconfigurability and hardware efficiency. In many cases, instead of a direct FPGA implementation of the algorithm, certain reformulations to the algorithm can be performed to further increase the performance, especially of the FPGA architecture.…”
Section: Introductionmentioning
confidence: 99%
“…The field-programmable gate array (FPGA) has the advantages of a small size, a low power consumption, and reconfigurability, and it has received more and more attention in the direction of accelerating CNNs [13]. Compared with GPUs with a high power consumption and ASICs with long development cycles, FPGAs are more suitable for the hardware acceleration of neural network models on satellite platforms with limited resources, space, and power consumption [14]. The performance of FPGA acceleration is closely related to the on-chip resources of hardware and different CNN structures.…”
Section: Introductionmentioning
confidence: 99%