ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445)
DOI: 10.1109/icecs.2000.913004
|View full text |Cite
|
Sign up to set email alerts
|

On-chip crosstalk evaluation between adjacent interconnections

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Publication Types

Select...
5
1
1

Relationship

2
5

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 6 publications
0
5
0
Order By: Relevance
“…We will now verify the accuracy of this model [9,12] for the new configuration shown in Fig.1. We consider three copper adjacent lines in the worst-case configuration, that is to say when the inputs of the aggressors change from 0 to Vdd and the input of the victim line is at Vdd.…”
Section: Accuracy Of the Predictive Modelmentioning
confidence: 98%
See 1 more Smart Citation
“…We will now verify the accuracy of this model [9,12] for the new configuration shown in Fig.1. We consider three copper adjacent lines in the worst-case configuration, that is to say when the inputs of the aggressors change from 0 to Vdd and the input of the victim line is at Vdd.…”
Section: Accuracy Of the Predictive Modelmentioning
confidence: 98%
“…Most of these models, however, did not consider the distributed nature of RC networks, which is necessary in deep sub-micron designs. Servel [9] proposes an analytic expression of crosstalk voltage for one, two and four adjacent lines, which takes into account interconnect capacitances, line resistance and their distributed nature, driver resistance and variable strengths of the buffers driving coupled lines. The increasing operation speed of integrated circuits together with the increasing mean length of interconnection may cause transmission line effects to become important [10] [11].…”
Section: Introductionmentioning
confidence: 99%
“…We only consider the case where inaccurate evaluation of the crosstalk amplitude could be at the origin of a malfunction of the circuit, so we directly study the case of the bus structure. We consider three, 6 mm length, adjacent lines in the worst-case configuration, that is to say, when and (inputs of the aggressors) change from 0 to and (input of the victim line) is at , we have the most important noise voltage induced on the victim line [7] (Fig. 7).…”
Section: Comparison Between Rc and Rlc Modelsmentioning
confidence: 99%
“…In [7], the authors have presented a new simple closer form expression to calculate the crosstalk amplitude between two, three and five adjacent lines, using an RC distributed model. To take into account inductive effects, it is possible to add a corrective term to the calculation of this RC model, as with and , and are the equivalent resistances of the inverter 1, 2 and 3 respectively, is the resistance of the line 2 and the rise time at the input of the inverter 2.…”
Section: Analytical Expressionmentioning
confidence: 99%
See 1 more Smart Citation