2017 International Joint Conference on Neural Networks (IJCNN) 2017
DOI: 10.1109/ijcnn.2017.7966125
|View full text |Cite
|
Sign up to set email alerts
|

Neuromorphic hardware in the loop: Training a deep spiking network on the BrainScaleS wafer-scale system

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
106
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
4
2
2

Relationship

2
6

Authors

Journals

citations
Cited by 134 publications
(111 citation statements)
references
References 3 publications
0
106
0
Order By: Relevance
“…The additional challenge for our neuronal ensemble is to cope with the natural variability of the substrate, caused mainly by fixed-pattern noise, or with other limitations such as a finite weight resolution (4 bits) or spike loss, which can all be substantial [59,60]. It is important to note that the ability to function when embedded in an imperfect substrate with significant deviations from an idealized model represents a necessary prerequisite for viable theories of biological neural function.…”
Section: Implementation On a Neuromorphic Substratementioning
confidence: 99%
See 1 more Smart Citation
“…The additional challenge for our neuronal ensemble is to cope with the natural variability of the substrate, caused mainly by fixed-pattern noise, or with other limitations such as a finite weight resolution (4 bits) or spike loss, which can all be substantial [59,60]. It is important to note that the ability to function when embedded in an imperfect substrate with significant deviations from an idealized model represents a necessary prerequisite for viable theories of biological neural function.…”
Section: Implementation On a Neuromorphic Substratementioning
confidence: 99%
“…When endowed with appropriate learning rules, hierarchical spiking networks can be efficiently trained on highdimensional visual data [62,60,47,[63][64][65]. Such hierarchical networks are characterized by the presence of several layers, with connections between consecutive layers, but no lateral connections within the layers themselves.…”
Section: Ensembles Of Hierarchical Ssnsmentioning
confidence: 99%
“…Integration (VLSI) ICs and systems that implement hundreds to thousands of spiking neurons and synapses has become an increasing interest of many research groups [1][2][3][4][5]. The electronic models of neurons and synapses are implemented by mimicking biophysically realistic dynamics at different levels of abstraction to meet various hardware implementation constraints.…”
Section: Development Of Brain-inspired Custom Very Large Scalementioning
confidence: 99%
“…By default, synaptic weights on the Spikey chip are only controllable up to 4-bit precision [5]. It is important to note that this does not pose a fundamental problem to networks of this type; the effects of weight discretization can be countered by appropriate in-the-loop training, as discussed in, e.g., [14], [29]. Here, we only take this effect into account as a preparation of the hardware experiments in Sec.…”
Section: Robust Hierarchical Lif Networkmentioning
confidence: 99%
“…It constitutes a perennial challenge for analog neuromorphic system design and operation, and has therefore been often addressed in literature [10]- [13]. A thorough discussion of parameter calibration and in-the-loop training of analog circuits can be found in [14], which represents a complement of the present study. In the present manuscript, we are mainly concerned with the distortions to the network dynamics that are imposed by the physics of the emulation device and that cannot be directly addressed by, e.g., calibration.…”
Section: Introductionmentioning
confidence: 99%