volume 77, issue 3, P385-399 2013
DOI: 10.1007/s10470-013-0192-x
View full text
|
|
Share

Abstract: Abstract A prototype vision chip has been designed that incorporates a 20 9 64 array of processing elements on a 31 lm pitch. Each processor element includes 14 bits of digital memory in addition to seven analogue registers. Digital operands include NOR and NOT with operations of diffusion, subtraction, inversion and squaring available in the analogue domain. The cells of the array can be configured as an asynchronous propagation network allowing operations such as flood filling to occur with times of *1 ls a…

expand abstract