2022
DOI: 10.1109/ted.2022.3144108
|View full text |Cite
|
Sign up to set email alerts
|

Label-Free C-Reactive Protein Si Nanowire FET Sensor Arrays With Super-Nernstian Back-Gate Operation

Abstract: We present a CMOS-compatible double gate and label-free C-reactive protein (CRP) sensor, based on silicon on insulator (SOI) silicon nanowires arrays. We exploit a reference subtracted detection method and a super-Nernstian internal amplification given by the double gate structure. We overcome the Debye screening of charged CRP proteins in solutions using antibodies fragments as capturing probes, reducing the overall thickness of the capture layer. We demonstrate the internal amplification through the pH respo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
3
1
1

Relationship

1
4

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 30 publications
(25 reference statements)
0
4
0
Order By: Relevance
“…The fabrication of silicon nanowire arrays on Silicon-On-Insulator (SOI) substrates have been performed at CEA LETI [12]. In our previous paper [13], we presented the main steps of the fabrication process resulting in arrays of nanowires with a thickness of 30 nm, width of 150 nm and length of 1 µm, connected in parallel. The gate stack is formed of a thin silicon dioxide interface layer, followed by a deposition of 2 nm of high-k dielectric (HfO 2 ).…”
Section: Silicon-on-insulator Nanowire Fetsmentioning
confidence: 99%
“…The fabrication of silicon nanowire arrays on Silicon-On-Insulator (SOI) substrates have been performed at CEA LETI [12]. In our previous paper [13], we presented the main steps of the fabrication process resulting in arrays of nanowires with a thickness of 30 nm, width of 150 nm and length of 1 µm, connected in parallel. The gate stack is formed of a thin silicon dioxide interface layer, followed by a deposition of 2 nm of high-k dielectric (HfO 2 ).…”
Section: Silicon-on-insulator Nanowire Fetsmentioning
confidence: 99%
“…4 e. This configuration increases the sensor’s response, improves signal-to-noise ratio, and reduces signal drift and hysteresis [ 34 ]. Capua et al [ 35 ] developed a SiNW FET using this configuration to detect C-reactive protein. The sensor has excellent stability, low hysteresis, great sensitivity, and a negligible shift over time.…”
Section: Introductionmentioning
confidence: 99%
“…Various semiconductor materials have been used to fabricate FET, including silicon [ 35 ], metal oxides [ 18 ], III-V materials [ 39 ], transition metal dichalcogenides [ 39 ], organic semiconductors [ 40 ], graphene [ 2 ], carbon nanotubes [ 41 ], and black phosphorous [ 42 ]. Several criteria need to be considered for selecting the semiconductor for a bioFET sensor.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation