1982
DOI: 10.1049/ip-g-1.1982.0047
|View full text |Cite
|
Sign up to set email alerts
|

Abstract: A new family of 3-valued CMOS logic circuits that uses 2-power supplies, each below the device threshold voltage, is presented. Circuit design of basic ternary operators (inverter, NAND, NOR) is described. These basic ternary operators can be used as building blocks in 3-valued digital systems.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
9
0

Year Published

1985
1985
2022
2022

Publication Types

Select...
7
1
1
1

Relationship

0
10

Authors

Journals

citations
Cited by 28 publications
(9 citation statements)
references
References 7 publications
0
9
0
Order By: Relevance
“…The gates in the original binary logic diagram of the circuit are conceptually transformed into corresponding ternary ones using the injected voltage method [20]. This paper uses three voltage levels (0 V, 2.5 V, 5V) to represent three ternary logic levels (0, 1, 2).…”
Section: Design and Simulation Of The Ternary Gatesmentioning
confidence: 99%
“…The gates in the original binary logic diagram of the circuit are conceptually transformed into corresponding ternary ones using the injected voltage method [20]. This paper uses three voltage levels (0 V, 2.5 V, 5V) to represent three ternary logic levels (0, 1, 2).…”
Section: Design and Simulation Of The Ternary Gatesmentioning
confidence: 99%
“…MVL circuit design is based on multiple threshold design techniques and adjusting the threshold voltage of CNFETs is easily possible by changing the diameter of the nanotubes [11,12]. In recent years, some MOSFET and CNFET MVL circuits, have been presented for ternary and quaternary logic [10,11,[13][14][15][16][17][18][19][20][21]. However, they have some critical drawbacks such as using very large ohmic resistors [13,14], requiring obsolete depletion-mode MOSFET [15,[17][18][19][20], non-full swing nodes and limited fanout [21].…”
Section: Introductionmentioning
confidence: 99%
“…However, most of them suffer from some critical drawbacks. For instance, the designs of (Mouftah & Jordan, 1974;Mouftah & Smith, 1982;Raychowdhury & Roy, 2005) need very large resistors. The CNTFET-based quaternary logic gates presented in (Moaiyeri et al, 2012b) function based on resistive voltage division at the output CNTFET stage which considerably increases the power consumption.…”
Section: Introductionmentioning
confidence: 99%