2020 IEEE Symposium on VLSI Technology 2020
DOI: 10.1109/vlsitechnology18217.2020.9265083
|View full text |Cite
|
Sign up to set email alerts
|

Heterogeneous Integration of BEOL Logic and Memory in a Commercial Foundry: Multi-Tier Complementary Carbon Nanotube Logic and Resistive RAM at a 130 nm node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
8
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 17 publications
(8 citation statements)
references
References 0 publications
0
8
0
Order By: Relevance
“…As the gate length is reduced, the impact of source and drain fringe fields decreases the coupling between the gate and the channel, leading to an increase in SS. Assuming L g and in the limit of small V ds , we derive SS from (11) as…”
Section: Short-channel Effectsmentioning
confidence: 99%
See 1 more Smart Citation
“…As the gate length is reduced, the impact of source and drain fringe fields decreases the coupling between the gate and the channel, leading to an increase in SS. Assuming L g and in the limit of small V ds , we derive SS from (11) as…”
Section: Short-channel Effectsmentioning
confidence: 99%
“…The electrostatic limitations of bulk 3-D-semiconductors have made low-dimensional (low-D) materials such as carbon nanotubes (CNTs) and 2-D materials promising channel materials for extremely scaled FETs for digital logic applications [6]- [10] because the intrinsically thin channels (∼0.5-2 nm) enable excellent electrostatic control. Moreover, some low-D FETs [e.g., 1-D CNT FETs (CNFETs), 2-D FETs] also enable monolithic 3-D integration, due to the low temperature of fabrication [11], [12], bringing even larger benefits at the system level [13].…”
Section: Introductionmentioning
confidence: 99%
“…Carbon nanotube FET-based M3D process has emerged as an attractive alternative to the silicon-based M3D process [2], [4], [8]- [11]. This is because CNFET can be fabricated at the temperature below 425 • C, which eliminates potential defects of devices and interconnections on previously fabricated tiers [2]. Hence, in a CNT-based M3D IC, on/off currents of CNFET transistors in different tiers are close to each other.…”
Section: Introductionmentioning
confidence: 99%
“…Shulaker et al [12], [14] and Hills et al [13] have demonstrated applications of CNFET-based M3D processes. Srimani et al [2] have demonstrated commercial-grade M3D process design kits (PDKs) and the operation of logic and SRAM.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation