2016
DOI: 10.1088/1748-0221/11/02/c02042
|View full text |Cite
|
Sign up to set email alerts
|

Front end optimization for the monolithic active pixel sensor of the ALICE Inner Tracking System upgrade

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
26
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
4
2
2

Relationship

2
6

Authors

Journals

citations
Cited by 34 publications
(26 citation statements)
references
References 8 publications
0
26
0
Order By: Relevance
“…The small sensor capacitance yields a very high input signal equal to 15 mV for the Most Probable Value (MPV) ≈ 1500 e − . The high input signal to noise ratio can be exploited by a compact, non-conventional, low power front-end derived from the ALPIDE chip [13], that has been optimized for fast timing performance to meet the 25ns requirement. TJ-Monopix chip layout is shown in Figure 3.…”
Section: Tj-monopix Chip Designmentioning
confidence: 99%
“…The small sensor capacitance yields a very high input signal equal to 15 mV for the Most Probable Value (MPV) ≈ 1500 e − . The high input signal to noise ratio can be exploited by a compact, non-conventional, low power front-end derived from the ALPIDE chip [13], that has been optimized for fast timing performance to meet the 25ns requirement. TJ-Monopix chip layout is shown in Figure 3.…”
Section: Tj-monopix Chip Designmentioning
confidence: 99%
“…The estimated detector capacitance is less than 5 fF, almost two orders of magnitude smaller than LF-MonoPix. The small detector capacitance allows the use of a very compact and low power FE circuit derived from the ALPIDE chip [18], the schematic of which is sketched in Figure 4 (right). The signal charge is integrated on the capacitance of the input node PI X_I N. It is noted that the low capacitance leads to large voltage excursion at the input node.…”
Section: Lf-monopixmentioning
confidence: 99%
“…After promising results on prototypes [3], two large scale DMAPS with almost identical pixel geometry and analogue front end derived from the ALICE ITS chip ALPIDE [4,5] were produced in a 180 nm imaging CMOS process modified to fully deplete the sensitive layer [6]: TJ MALTA uses a novel asynchronous pixel matrix readout and TJ Monopix a more common column-drain architecture. This work presents first results with the MALTA chip.…”
Section: Introductionmentioning
confidence: 99%