Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
26
0
2

Year Published

2012
2012
2023
2023

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 74 publications
(28 citation statements)
references
References 14 publications
0
26
0
2
Order By: Relevance
“…of the advantage of this is that a high clock frequency can be internally used in the DPWM, while an external lower frequency is generated and also used in the rest of the digital controller. DLL based clock multiplication is used in the DPWM as reported in [45,48,49]. As shown in Figure 8a, a 32 MHz external clock is multiplied by 4 for a 128 MHz internal clock in the DPWM.…”
Section: Fpga Resources: Delay-locked Loop (Dll)mentioning
confidence: 99%
See 4 more Smart Citations
“…of the advantage of this is that a high clock frequency can be internally used in the DPWM, while an external lower frequency is generated and also used in the rest of the digital controller. DLL based clock multiplication is used in the DPWM as reported in [45,48,49]. As shown in Figure 8a, a 32 MHz external clock is multiplied by 4 for a 128 MHz internal clock in the DPWM.…”
Section: Fpga Resources: Delay-locked Loop (Dll)mentioning
confidence: 99%
“…As shown in Figure 8b, the Synchronous block is based on a counter and comparison structure; capable of working at high clock frequencies due to its simplicity. In the synchronous block, resolution is given by both the clock and the switching frequency, obtained as [45,48,49]:…”
Section: Synchronous Blockmentioning
confidence: 99%
See 3 more Smart Citations