2004
DOI: 10.1007/s00339-004-2991-5
|View full text |Cite
|
Sign up to set email alerts
|

Electrical imaging of neuronal activity by multi-transistor-array (MTA) recording at 7.8 μm resolution

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

3
73
0

Year Published

2005
2005
2018
2018

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 94 publications
(79 citation statements)
references
References 22 publications
3
73
0
Order By: Relevance
“…For the default configuration, we measured every second column (128 ϫ 64 sensors) with a sampling frequency of 12 kHz for each sensor. In each experiment, sensor transistors were calibrated by applying an AC voltage (frequency, 70 Hz; amplitude, 3 mV peak-to-peak) to the bath electrode (Eversmann et al, 2003;Lambacher et al, 2004). The calibration voltage changes the electrical potential at the surface of the chip.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…For the default configuration, we measured every second column (128 ϫ 64 sensors) with a sampling frequency of 12 kHz for each sensor. In each experiment, sensor transistors were calibrated by applying an AC voltage (frequency, 70 Hz; amplitude, 3 mV peak-to-peak) to the bath electrode (Eversmann et al, 2003;Lambacher et al, 2004). The calibration voltage changes the electrical potential at the surface of the chip.…”
Section: Methodsmentioning
confidence: 99%
“…Here, we investigate these questions by recording the electrical activity in RGC populations of adult rd1 retinas (C3H and FVB/N) using a high-density multi-transistor array (MTA) (Eversmann et al, 2003;Lambacher et al, 2004). The array comprises 16,384 electrodes packed in 1 mm 2 , thus allowing for very high spatial electrical imaging of the interfaced in vitro retina.…”
Section: Introductionmentioning
confidence: 99%
“…Significant noise reduction compared to the first generation of the MTA chips [15][16][17] is achieved by redesigning the terminating and isolation circuitry for digital control signals, the reference generation and potentiostat, the power supplies, and the external amplifiers. Furthermore, a novel timing protocol for the readout allows an enhanced sampling rate for the full frame of 16,384 sensor transistors.…”
Section: Chipmentioning
confidence: 99%
“…The problem of high resolution in two dimensions was solved with a multi-transistor array (MTA) that was fabricated by an extended complementary metal-oxidesemiconductor (CMOS) technology [15][16][17]. The array of 128 × 128 sensors had a pitch of 7.4 µm with the interconnect lines buried in the chip.…”
mentioning
confidence: 99%
See 1 more Smart Citation