Efficient Low-Power Compact Hardware Units for Real-Time Image Processing

Abstract

This paper presents efficient low-power compact hardware designs for common image processing functions including the median filter, smoothing filter, motion blurring, emboss filter, sharpening, Sobel, Roberts, and Canny edge detection. The designs were described in Verilog HDL. Xilinx ISE design suite was used for code simulation, synthesis, implementation, and chip programming. The designs were all evaluated in terms of speed, area (number of LUTs and registers), and power consumption. Post placement and routing (Post-PAR) results show that they need very small area and consume very little power while achieving good frame per second rate even for HDTV high resolution frames. This makes them suitable for real-time applications with stringent area and power budgets.

A novel web image retrieval method: bagging weighted hashing based on local structure information

“…And in the largest e-commerce system of China, 'Taobao', there are more than 28.6 billion images stored on its back-end systems. So image processing technologies have become more and more important in the web application field (Mhaidat et al, 2014;Alamareen et al, 2016;Zhu et al, 2017). How to query and retrieve the web images of interest to users quickly and accurately in these vast image databases has become an issue that needs to be solved urgently.…”