Dual‐phase DC–DC buck converter with light‐load performance enhancement for portable applications

Zhang, Shuyu; Zhao, Mi; Wu, Xiaobo; Zhang, Haozhou

doi:10.1049/iet-pel.2017.0510

Cited by 15 publications

(8 citation statements)

References 28 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To confirm the effectiveness of the proposed approach, a buck‐type DC–DC converter shown in Fig. 10 is designed leveraging the proposed BAPWM using the off‐the‐shelf components with an input voltage of 5 V and the output voltage of 3.3 V. Briefly, by considering the transfer functions of the BAPWM as (19) and (20) for the first‐ and second‐order loop filters as described below, respectively, a type‐III proportional–integral–derivative (PID) compensation network has been chosen to ensure that the DC–DC converter operates properly without any instability problem [34, 35]

G_{mdl} ()(, s) = \frac{g^{- 1} ω_{normalc}^{2}}{s^{2} ω_{normalp} T_{normald} + s ω_{normalp} ()(, 1 + ω_{normalp} T_{normald}) + ()(, ω_{normalc}^{2} + ω_{normalp}^{2})}

G_{mdl} ()(, s) = \frac{g^{- 1} ω_{normalc} ()(, s + ω_{z})}{s^{3} T_{normald} + s^{2} C_{2} + s C_{1} + C_{0}}; C_{0} = ω_{normalP 1} ω_{normalP 2} + ω_{c} ω_{z};

C_{1} = ω_{p 1} + ω_{p 2} + ω_{p 1} ω_{p 2} T_{normald} + ω_{normalc}; C_{2} = 1 + ()(, ω_{p 1} + ω_{p 2}) <...>

…”

Section: Utilising the Bapwm In A Buck‐type Dc–dc Converter And Expmentioning

confidence: 99%

Analysis and design of an asynchronous pulse‐width modulation technique for switch mode power supply

Inanlou

Shoaei

Tamaddon

et al. 2020

IET Power Electronics

View full text Add to dashboard Cite

This paper presents a new mathematical approach to design an asynchronous pulse width modulation (APWM) for the switched mode power supply (SMPS). Unlike the conventional APWM that utilises a Hysteretic comparator based Asynchronous Pulse Width Modulation (HAPWM) to provide the self-oscillating property, the proposed APWM is based on a Binary comparator based Asynchronous Pulse Width Modulation (BAPWM) and a delay cell. This way, compared to the HAPWM, the mathematical analysis of the modulator is significantly simplified. This was achieved by replacing the describing function (DF)-based graphical method with a ?linearised mathematical model. The introduced mathematical approach is extended to study the behaviour of the higher order self-oscillating modulators in terms of the harmonic distortion. To confirm the effectiveness of the analytical derivations, the BAPWMs are employed in a classic DC-DC buck converter and the system-level simulation results are provided. It is concluded that there is an acceptable degree of similarity between the simulation results and the deployed analytical calculations for different orders of the modulators. Finally, to validate these analytical and simulation results and also to compare the BAPWM performance with its HAPWM counterpart, both modulators are implemented using offthe-shelf components and their measurement results are presented.

show abstract

G_{mdl} ()(, s) = \frac{g^{- 1} ω_{normalc}^{2}}{s^{2} ω_{normalp} T_{normald} + s ω_{normalp} ()(, 1 + ω_{normalp} T_{normald}) + ()(, ω_{normalc}^{2} + ω_{normalp}^{2})}

G_{mdl} ()(, s) = \frac{g^{- 1} ω_{normalc} ()(, s + ω_{z})}{s^{3} T_{normald} + s^{2} C_{2} + s C_{1} + C_{0}}; C_{0} = ω_{normalP 1} ω_{normalP 2} + ω_{c} ω_{z};

C_{1} = ω_{p 1} + ω_{p 2} + ω_{p 1} ω_{p 2} T_{normald} + ω_{normalc}; C_{2} = 1 + ()(, ω_{p 1} + ω_{p 2}) <...>

…”

Section: Utilising the Bapwm In A Buck‐type Dc–dc Converter And Expmentioning

confidence: 99%

Analysis and design of an asynchronous pulse‐width modulation technique for switch mode power supply

Inanlou

Shoaei

Tamaddon

et al. 2020

IET Power Electronics

View full text Add to dashboard Cite

show abstract

“…The current-mode PWM control of Buck DC-DC converter schematic is shown in Figure 1 (Zhang et al , 2018).…”

Section: Analysis Of the Converter Load Currentmentioning

confidence: 99%

Design of the variable frequency oscillator in DC-DC converter

Tian¹,

Nan

Wang

et al. 2019

View full text Add to dashboard Cite

Purpose Because of the logic delay in the converter, the minimum turn on time of the switch is influenced by the constant time. When the inductor current gets to the threshold of the chip, the control signal will delay for a period. This makes the inductor current rising with the increasing of the clock and leads to the load current out of control. Thus, this paper aims to design an oscillator with a variable frequency protection function. Design/methodology/approach This paper presents an oscillator with the reducing frequency applied in the DC-DC converter. When the converter works normally, the operating frequency of the oscillator is 1.5 MHz. So the inductor current has enough time to decay and prevent the power transistor damaging. After the abnormal condition, the converter returns to the normal operating mode automatically. Findings Based on 0.5 µm CMOS process, simulated by the HSPICE, the simulation results shows that the frequency of the oscillator linearly decreases from 1.5 MHz to 380 KHz when the feedback voltage less than 0.2 V. The maximum deviation of the oscillator frequency is only 6 per cent from −50°C to 125°C within the power supply voltage of 2.7-5.5 V. Originality/value When the light load occurs at the output stage, the oscillator frequency will decrease as the load voltage drops. The test results shows that when the circuit works in the normal condition, the oscillator frequency is 1.5 MHz. When the load decreased, the operating frequency is dropped dramatically.

show abstract

“…In recent years, different methods have been proposed to reduce the power consumption of DC-DC converter and ensure its high efficiency [16][17][18][19][20]. Under heavy load and medium load conditions, pulse width modulation (PWM) is often used, while in light load mode is adopted different control strategies.…”

Section: Introductionmentioning

confidence: 99%

An ultra‐low quiescent current tri‐mode DC–DC boost converter with 95.6% peak efficiency for internet of things application

Zheng

Song

Guo

et al. 2023

IET Power Electronics

View full text Add to dashboard Cite

An ultra‐low quiescent current tri‐mode DC–DC boost converter is proposed in this paper, which can efficiently handle loads from 1 μA to 300 mA, providing 5‐V output from 3 to 4.2‐V input. Hysteresis current mode control is adopted to realize seamless mode switching between continuous conduction mode (CCM) and discontinuous conduction mode (DCM). In order to deal with the light load situation, this paper proposes a quasi burst mode (QBM). In this mode, most of the modules are turned off and only the QBM controller, low‐power current bias and sample and hold circuit are retained, which significantly reduces the static current of the converter, and thus improves the light load efficiency. Meanwhile, the average current of error amplifier and comparator are reduced significantly by dynamic biasing. Finally, the efficiency of the converter is greatly improved and kept at a reasonable output ripple. The proposed converter is implemented in a 0.13‐μm BCD process design and manufacturing. The test results show that the quiescent current of the converter is only 780 nA, which can achieve a peak efficiency of 95.6%, and ensure that the efficiency is maintained above 80% in the load range of 10 μA to 300 mA.

show abstract

Dual‐phase DC–DC buck converter with light‐load performance enhancement for portable applications

Cited by 15 publications

References 28 publications

Analysis and design of an asynchronous pulse‐width modulation technique for switch mode power supply

Analysis and design of an asynchronous pulse‐width modulation technique for switch mode power supply

Design of the variable frequency oscillator in DC-DC converter

An ultra‐low quiescent current tri‐mode DC–DC boost converter with 95.6% peak efficiency for internet of things application

Contact Info

Product

Resources

About