2012
DOI: 10.1109/jetcas.2012.2187106
|View full text |Cite
|
Sign up to set email alerts
|

Design Optimization and Implementation for RF Energy Harvesting Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

4
250
0
2

Year Published

2014
2014
2020
2020

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 396 publications
(256 citation statements)
references
References 10 publications
4
250
0
2
Order By: Relevance
“…NMOS diode width/length ratio is chosen to be as high as 37.5um/130 nm. The capacitor is parallel designed with load resistance to store the output voltage and influence the speed of transient response [17]. By increasing the number of multiplier stages, the output voltage will be increased, but this will reduce current across the load.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…NMOS diode width/length ratio is chosen to be as high as 37.5um/130 nm. The capacitor is parallel designed with load resistance to store the output voltage and influence the speed of transient response [17]. By increasing the number of multiplier stages, the output voltage will be increased, but this will reduce current across the load.…”
Section: Resultsmentioning
confidence: 99%
“…However, a diode connected MOSFETs still have a constraint as the amplitude voltage of the input RF signal is very low compared to their threshold voltage (V ) is limited by the peak value of sinusoidal input voltage. Additionally, the number of rectifier stages has a major effect on the output voltage since they are directly proportional [17]. Voltage multiplier of four stages has been presented in this paper and the output voltage produce from input as low as-20 dBm to 5dBm with level power interval of 5dBm has been analyzed.…”
Section: Rf Harvester Circuit Designmentioning
confidence: 99%
“…Yakovlev et al (2012) reported on their article that low available power is one of the constraints which demand the use of low power on chip circuitry. To improve power extraction, Nintanavongsa et al (2012) introduced an optimal dual stage design to achieve approximately 100% improvement. Motiur Rahaman et al (2015) implemented self-powered conditioning circuit which consists of voltage doubler, charge pump, dc-dc converter and bypass path with the capacitor.…”
Section: Related Researchmentioning
confidence: 99%
“…The vision of realizing an autonomous Wireless Sensor Network (WSN) attracted much attention recently as it offers a wide range of applications (Nintanavongsa et al, 2012). These WSNs can sense, process and wirelessly transmit information such as temperature, humidity, location and sensor identification.…”
Section: Introductionmentioning
confidence: 99%
“…recent research on powering Mica2 sensor motes by harvesting the energy contained in radio frequency (RF) electromagnetic waves in [1] indicated the potential for large scale deployment of this technology. However, at the protocol level, this form of in-band energy replenishment is fraught with several challenges on: (i) how and when should the energy transfer occur, (ii) its priority over, and the resulting impact on the process of data communication, (iii) the challenges in aggregating the charging action of multiple transmitters, and (iv) impact of the choice of frequency.…”
mentioning
confidence: 99%