2015
DOI: 10.1016/j.procs.2015.10.067
|View full text |Cite
|
Sign up to set email alerts
|

Design of Low Power MAX Operator for Multi-valued Logic System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 25 publications
0
4
0
Order By: Relevance
“…The fewer interconnects, and fewer transistors lead to the reduced power consumption down to 0.9 μW, which is lower than traditional CMOS-based MVL systems. [229] Unlike conventional material-based MVL devices with large active regions, nanoscale low-dimensional MVL devices feature significantly shrinking device dimensionality. The downscaling active region can reduce the junction capacitance and thus make the devices intrinsically faster and more energy efficient.…”
Section: External Field-induced Quaternary Invertersmentioning
confidence: 99%
See 1 more Smart Citation
“…The fewer interconnects, and fewer transistors lead to the reduced power consumption down to 0.9 μW, which is lower than traditional CMOS-based MVL systems. [229] Unlike conventional material-based MVL devices with large active regions, nanoscale low-dimensional MVL devices feature significantly shrinking device dimensionality. The downscaling active region can reduce the junction capacitance and thus make the devices intrinsically faster and more energy efficient.…”
Section: External Field-induced Quaternary Invertersmentioning
confidence: 99%
“…The fewer interconnects, and fewer transistors lead to the reduced power consumption down to 0.9 µW, which is lower than traditional CMOS‐based MVL systems. [ 229 ]…”
Section: Circuitsmentioning
confidence: 99%
“…In addition, Hosseini and Roosta [6] have compared reported results against similar reported works showing that power and latency were reduced. Chowdhury et al [7], reported voltage mode NOR and MAX operators. The Max operator was designed using only 3 transistors.…”
Section: Related Workmentioning
confidence: 99%
“…The Max operator was designed using only 3 transistors. Using 2 more transistors, Chowdhury et al [7] built a NOR operator. Designed circuits were simulated in HSPICE using 180nm library.…”
Section: Related Workmentioning
confidence: 99%