Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
27
0
4

Year Published

2008
2008
2018
2018

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 77 publications
(31 citation statements)
references
References 12 publications
0
27
0
4
Order By: Relevance
“…The Spartan 3 FPGA architecture includes also 16 embedded [18x18] hardware multipliers, 18Kb internal bloc RAM memories and enhanced configurable Input/Output blocs (IOBs). The architecture of each control algorithm is designed according to an efficient design methodology [16], [17], that offers considerable design advantages such as reusability, reduction of the development time and optimization of the consumed resources… Basing on this methodology, each control algorithm is partitioned into elementary modules, which are easier to develop and, which make sense from a functional point of view. Fig.7 presents the general structure [18], [19].…”
Section: B Synthesis Of the Direct Sliding Mode Current Controlmentioning
confidence: 99%
“…The Spartan 3 FPGA architecture includes also 16 embedded [18x18] hardware multipliers, 18Kb internal bloc RAM memories and enhanced configurable Input/Output blocs (IOBs). The architecture of each control algorithm is designed according to an efficient design methodology [16], [17], that offers considerable design advantages such as reusability, reduction of the development time and optimization of the consumed resources… Basing on this methodology, each control algorithm is partitioned into elementary modules, which are easier to develop and, which make sense from a functional point of view. Fig.7 presents the general structure [18], [19].…”
Section: B Synthesis Of the Direct Sliding Mode Current Controlmentioning
confidence: 99%
“…The Spartan 3 FPGA architecture includes also 16 embedded [18x18] hardware multipliers, 18Kb internal bloc RAM memories and enhanced configurable Input/Output blocs [6]. The architecture of each control algorithm is designed according to an efficient methodology [7], [8] that offers considerable design advantages such as reusability, reduction of the development time and optimization of the consumed resources… Each control algorithm is partitioned into elementary modules, which are easier to develop and more functional. Fig.4 presents the general structure of the different elementary modules.…”
Section: Fpga Implementation Of the Control Algorithmmentioning
confidence: 99%
“…In [7,8] and [9] are highlights the importance of hardware description languages in various aspects of the design of electronic devices, ranging from documentation until simulation and synthesis to physical implementation. The work of [8] has a particular focus on the VHDL-AMS.…”
Section: Introductionmentioning
confidence: 99%
“…Another important factor, cited in [6,7], is use of topdown methodology in microelectronics systems design to modeling of the design features in an adequate hardware description language and verification through simulation and synthesis of the model in a target technology.…”
Section: Introductionmentioning
confidence: 99%