2018
DOI: 10.1109/jssc.2018.2843332
|View full text |Cite
|
Sign up to set email alerts
|

D-Band Frequency Quadruplers in BiCMOS Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
10
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
5
2

Relationship

2
5

Authors

Journals

citations
Cited by 51 publications
(11 citation statements)
references
References 24 publications
0
10
0
Order By: Relevance
“…In this frequency range, a number of approaches for signal generation have been published during the last years. They range from frequency multipliers [95] to power amplifiers [93], [96], [97]. Fig.…”
Section: D-band Radar Transceiversmentioning
confidence: 99%
“…In this frequency range, a number of approaches for signal generation have been published during the last years. They range from frequency multipliers [95] to power amplifiers [93], [96], [97]. Fig.…”
Section: D-band Radar Transceiversmentioning
confidence: 99%
“…This Work JSSC'04 [4] ISSCC'08 [5] ISSCC'12 [6] RFIC'15 [1] RFIC'17 [2] JSSC'18 [7] TMTT'20 [3] MWCL'20 [8] Topology Figure 5 demonstrates the measured output power, drain efficiency, and HRR across the RTWO's TR with and without the RTWO phase calibration, and it also includes the power consumption breakdown of the entire system. The output power varies from −12.8 dBm to −4 dBm over the TR (the tracking filter is not tuned in this measurement).…”
Section: Publicationmentioning
confidence: 99%
“…The measured PN varies respectively by 1.5 dB and 1 dB (without calibration) and 0.9 dB and 0.7 dB (with calibration) at 1 MHz and 10 MHz offsets over the entire TR. Performance comparison of the proposed architecture with state-of-the-art mmW frequency quadruplers [1][2][3][4][5][6][7], [8] is given in Table I. The proposed quadrupler achieves the best harmonic rejection and the lowest power consumption with the most compact core area.…”
Section: Publicationmentioning
confidence: 99%
See 1 more Smart Citation
“…Additionally, dominant high-frequency effects in terms of high conductor/substrate losses and increased parasitic elements of the transistor reduce its output power. These challenges make it difficult to design efficient and high power solid-state circuits such as voltage controlled oscillators (VCOs) [16], frequency multipliers [17], [18], and power amplifiers (PAs) [19], [20].…”
Section: Introductionmentioning
confidence: 99%