2019
DOI: 10.24295/cpsstpea.2019.00018
|View full text |Cite
|
Sign up to set email alerts
|

Comprehensive Analysis and Design of a Quasi Two-Level Converter Leg

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
10
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(10 citation statements)
references
References 0 publications
0
10
0
Order By: Relevance
“…Employing SiC MOSFETs allows for a low step time (i.e. the time each intermediate voltage level appears during the staggered switching transition, see Figure 1) of tstep=5003.33333pt0.16emns$t_{\rm step}=500\nobreakspace \,{\rm ns}$ (several μ$\upmu$s would be required in the case of IGBTs due to the slower switching speeds and hence longer interlock delay times [27, 30]). Further, considering a permissible maximum peak‐to‐peak capacitor voltage variation of normalΔUC,pp=4002.02026pt0.16emnormalV$\mathrm{\Delta}{U}_{\text{C,pp}}=400\hspace*{0.20202em}\, \mathrm{V}$ (20% of the nominal peak cell voltage trueûMt1,a$\hat{u}_{\rm Mt1,a}$), a small cell capacitance of about CM=13.33333pt0.16emμnormalF$C_{\rm M}=1\nobreakspace \,\upmu {\rm F}$ results.…”
Section: Design Aspectsmentioning
confidence: 99%
“…Employing SiC MOSFETs allows for a low step time (i.e. the time each intermediate voltage level appears during the staggered switching transition, see Figure 1) of tstep=5003.33333pt0.16emns$t_{\rm step}=500\nobreakspace \,{\rm ns}$ (several μ$\upmu$s would be required in the case of IGBTs due to the slower switching speeds and hence longer interlock delay times [27, 30]). Further, considering a permissible maximum peak‐to‐peak capacitor voltage variation of normalΔUC,pp=4002.02026pt0.16emnormalV$\mathrm{\Delta}{U}_{\text{C,pp}}=400\hspace*{0.20202em}\, \mathrm{V}$ (20% of the nominal peak cell voltage trueûMt1,a$\hat{u}_{\rm Mt1,a}$), a small cell capacitance of about CM=13.33333pt0.16emμnormalF$C_{\rm M}=1\nobreakspace \,\upmu {\rm F}$ results.…”
Section: Design Aspectsmentioning
confidence: 99%
“…Alternatively, bridge-legs for single-cell SSTs can be realized with a series connection of semiconductors [17,18], super-cascode configurations [19,20], or multi-level converter structures, i.e., modular multi-level converter (MMC) [21][22][23][24][25] and flying capacitor converter (FCC) structures [18,[26][27][28]. However, due to unavoidable differences (manufacturing tolerances etc.)…”
Section: Introductionmentioning
confidence: 99%
“…With Q2L modulation, the intermediate voltage levels are only used during the switching transitions. The bridgeleg's output voltage thus transitions between the two DC voltage levels (positive and negative) in a staggered fashion [22][23][24][28][29][30][31][32][33][34]. Note that these staggered transitions of the the Q2L-MMC and Q2L-FCC topologies feature lower average dv/dt compared to the (MV) 2-level converters, which is beneficial for the design of EMI filters and magnetics such as medium-frequency transformers, and lowers the stress of the electric insulation [29,[35][36][37][38].…”
Section: Introductionmentioning
confidence: 99%
“…The paper concludes that the branch inductance of the converter should be minimized for the best MMC design and studies the selection of the module capacitances. Milovanović et al provide a more profound analytic study of the converter behavior in [23]. However, the findings and the analysis done for dc-dc applications cannot be directly applied to drive applications, since in drive applications, unlike in dc-dc applications, the output current is almost constant during a modulation period and the duty cycle generally varies in a wide range.…”
Section: Introductionmentioning
confidence: 99%
“…However, the findings and the analysis done for dc-dc applications cannot be directly applied to drive applications, since in drive applications, unlike in dc-dc applications, the output current is almost constant during a modulation period and the duty cycle generally varies in a wide range. Hence, the resonant behavior has to be described in a different manner than in [22], [23] and the design process has to be modified as well. Beside the basic design rules proposed in [10], there is no unified methodology for the design of the quasi-two-leveloperated MMCs that do not control internal currents of the converter (first group of approaches) for drive applications.…”
Section: Introductionmentioning
confidence: 99%