2017 27th International Conference on Field Programmable Logic and Applications (FPL) 2017
DOI: 10.23919/fpl.2017.8056808
|View full text |Cite
|
Sign up to set email alerts
|

Comparison of hardware and software implementations of selected lightweight block ciphers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
15
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 40 publications
(15 citation statements)
references
References 8 publications
0
15
0
Order By: Relevance
“…To measure the software performance of ModSpeck in terms of throughput denoted in megabits per second using (1) based on the study of [13], the following parameters were considered. Block Size: it is simply the length of the input and output size in bits that can be transferred by the keyed block cipher.…”
Section: Software Performancementioning
confidence: 99%
“…To measure the software performance of ModSpeck in terms of throughput denoted in megabits per second using (1) based on the study of [13], the following parameters were considered. Block Size: it is simply the length of the input and output size in bits that can be transferred by the keyed block cipher.…”
Section: Software Performancementioning
confidence: 99%
“…The ambition of this paper is also to evaluate their resistance against SCA, especially the common CPA. Of course in the literature many papers address lightweight cryptography algorithm and implementation [18], [19], but comparisons are often difficult and not based on the same technology, or same SCA methods [16], [17]. The main interest herein is to propose common criteria to make this evaluation.…”
Section: Introductionmentioning
confidence: 99%
“…In the survey, it has been emphasised that efficient implementations of the ciphers are closely dependent on the selection of appropriate architecture that results in low implementation complexity and high-performance when the architectures are realised in the actual hardware. A comparative study related to software and hardware implementations has been done in [14]. In the implementation, a reconfigurable soft core microprocessor on Xilinx Kintex-7 field-programmable gate array (FPGA) device has been used.…”
Section: Introductionmentioning
confidence: 99%
“…The cipher has been standardised by ISO/IEC 29192-2 in the year 2012 [15]. The algorithm when implemented in hardware consumes a low amount of resource and provides an adequate level of data security [14,16]. Some of the hardware architectures of the PRESENT cipher that have been recently proposed include [17][18][19][20][21].…”
Section: Introductionmentioning
confidence: 99%