CDMA equalizer quantization

Sexton, T.A.; Heikkilä, Matti; Lilleberg, J.; Majonen, K.; Rounioja, Kim; Ivanov, Pavel

doi:10.1109/glocom.2004.1378422

Search citation statements

Order By: Relevance

Paper Sections

Select...

B Programming Model1

Citation Types

Supporting

Mentioning

Contrasting

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The new receiver is called chip level equalizer. Chip level equalizers for CDMA handsets have been described in detail in numerous papers, such as [5][6][7][8]. Compared to the conventional rake receiver, it suppresses the multiple access interference from the received signal with a linear filter, which implements the well known MMSE solution.…”

Section: B Programming Modelmentioning

confidence: 99%

Implementation of an HSDPA Receiver with a Customized Vector Processor

Rounioja

Puusaari

2006

2006 International Symposium on System-on-Chip

View full text Add to dashboard Cite

SIMD paradigm enhances cost and power efficiency of instruction set processors when the executed workload contains appropriate data level parallelism. In this paper, we investigate development of a SIMD ASIP for an HSDPA equalizer receiver for mobile handsets. The ASIP is based on a vector processor template with C-based programming interface. The template is enhanced to capture the 14.4Mbps HSDPA equalizer receiver functionality of the wireless modem. The solution provides improved flexibility compared to the conventional approach while requiring only modest design effort. The template and the design approach can be utilized also for other subsets of modem baseband.I.

show abstract

Section: B Programming Modelmentioning

confidence: 99%