2022
DOI: 10.1109/led.2022.3204436
|View full text |Cite
|
Sign up to set email alerts
|

Capacitor-Less 4F DRAM Using Vertical InGaAs Junction for Ultimate Cell Scalability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…[1][2][3] Conventional DRAM with a transistor and capacitor must have a sufficiently large capacitor area to store memory values. [4][5][6][7] Recently, the transistor size has continued to shrink. However, it suffers from capacitor downscaling.…”
Section: Introductionmentioning
confidence: 99%
“…[1][2][3] Conventional DRAM with a transistor and capacitor must have a sufficiently large capacitor area to store memory values. [4][5][6][7] Recently, the transistor size has continued to shrink. However, it suffers from capacitor downscaling.…”
Section: Introductionmentioning
confidence: 99%