1997
DOI: 10.1109/2.612254
|View full text |Cite
|
Sign up to set email alerts
|

Baring it all to software: Raw machines

Abstract: This innovative approach eliminates the traditional instruction set interface and instead exposes the details of a simple replicated architecture directly to the compiler. This allows the compiler to customize the hardware to each application.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
238
0
7

Year Published

2001
2001
2014
2014

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 467 publications
(245 citation statements)
references
References 11 publications
(2 reference statements)
0
238
0
7
Order By: Relevance
“…Also, we believe that StreamIt is a viable common machine language for grid-based architectures (e.g., [4,5,6]), just as C is a common machine language for von-Neumann machines. StreamIt abstracts away the target's granularity, memory layout, and network interconnect, while capturing the notion of independent processors that communicate in regular patterns.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Also, we believe that StreamIt is a viable common machine language for grid-based architectures (e.g., [4,5,6]), just as C is a common machine language for von-Neumann machines. StreamIt abstracts away the target's granularity, memory layout, and network interconnect, while capturing the notion of independent processors that communicate in regular patterns.…”
Section: Discussionmentioning
confidence: 99%
“…Secondly, general-purpose languages are a mismatch for the emerging class of grid-based architectures [4,5,6] that are especially well-suited for stream processing. Perhaps the primary appeal of C is that it provides a "common machine language" for von-Neumann architectures.…”
Section: Introductionmentioning
confidence: 99%
“…Reconfigurable Architecture Workstation (raw) proposed by Agarwal and his colleagues at MIT [30,19,1] consists of processors that are sets of interconnected tiles each of which contains instruction and data memories, an arithmeticlogic unit, registers, configurable logic, and a programmable switch that supports both dynamic and static (compiler orchestrated) routing, interconnected by programmable interconnects. Compiling to a raw machine is complicated by two factors:…”
Section: Previous Workmentioning
confidence: 99%
“…Tiled architectures, such as TRIPS, WaveScalar and RAW [1][2] [3] exhibit very promising characteristics in that respect -namely, their decentralized organization eliminates several key scalability bottlenecks found in conventional superscalar processors, and reduces overall circuit complexity, effective wire delays and verification effort [4] [5]. These favorable characteristics make tiled architectures highly relevant to the future of high performance computing.…”
Section: Introductionmentioning
confidence: 99%