An O-QPSK modem using an FSK RF front end for IEEE 802.15.4 operation providing Maximum-Likelihood data

Schrey, Moritz; Scholl, Markus; Saalfeld, Tobias; Mueller, J. Howard; Bonehi, Vahid; Beyerstedt, Christoph; Speicher, Fabian; Heinen, Stefan

doi:10.1109/iccnc.2018.8390368

Cited by 1 publication

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For ULP transceivers, where the power budget allowable to the processing of the digital baseband (DBB) signals is on the order of hundreds of µW to a few mW, the need for flexibility has partly been addressed by reconfigurable designs compatible with a limited number of wireless standards, typically two or three, often by sharing hardware blocks [20], [21], [22], [23]. Thus the ULP design space is still far from having achieved the flexibility offered by the software defined radio (SDR) paradigm, limiting the deployment potential of a given design in terms of addressable standards but also limiting the potential to create and deploy new digital baseband algorithms.…”

Section: A Tailor-made Core For Ulp Wireless Dspmentioning

confidence: 99%

A RISC-V ISA Extension for Ultra-Low Power IoT Wireless Signal Processing

Amor

Bernier

Přikryl³

2022

IEEE Trans. Comput.

View full text Add to dashboard Cite

This work presents an instruction-set extension to the open-source RISC-V ISA (RV32IM) dedicated to ultra-low power (ULP) software-defined wireless IoT transceivers. The custom instructions are tailored to the needs of 8/16/32-bit integer complex arithmetic typically required by quadrature modulations. The proposed extension occupies only 2 major opcodes and most instructions are designed to come at a near-zero energy cost. Both an instruction accurate (IA) and a cycle accurate (CA) model of the new architecture are used to evaluate six IoT baseband processing test benches including FSK demodulation and LoRa preamble detection. Simulation results show cycle count improvements from 19% to 68%. Post synthesis simulations for a target 22nm FD-SOI technology show less than 1% power and 28% area overheads, respectively, relative to a baseline RV32IM design. Power simulations show a peak power consumption of 380 µW for Bluetooth LE demodulation and 225 µW for LoRa preamble detection (BW = 500 kHz, SF = 11).

show abstract