2017
DOI: 10.1007/s11554-017-0690-7
|View full text |Cite
|
Sign up to set email alerts
|

An efficient and compact row buffer architecture on FPGA for real-time neighbourhood image processing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 19 publications
0
1
0
Order By: Relevance
“…Moreover, the cache should be built to store the required image data. Many research studies have made efforts to design the structure of a buffer, such as [29][30][31][32]. Especially, the structure of a state machine [32] is a useful method for solving the issue of buffers.…”
Section: Fpga-based Implementation For a Two-row Buffermentioning
confidence: 99%
“…Moreover, the cache should be built to store the required image data. Many research studies have made efforts to design the structure of a buffer, such as [29][30][31][32]. Especially, the structure of a state machine [32] is a useful method for solving the issue of buffers.…”
Section: Fpga-based Implementation For a Two-row Buffermentioning
confidence: 99%