IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.
DOI: 10.1109/iedm.2005.1609428
|View full text |Cite
|
Sign up to set email alerts
|

An easily integrable NiSi TOSI-gate/SiON-module for LP SRAM applications based on a single step silicidation of gate and junction

Abstract: In this paper, we present a CMOS NiSi Totally SIlicided (TOSI)-gate on SiON module, based on a single step silicidation of the junctions and the total gate, and demonstrate its industrial feasibility on SRAM demonstrators. The single step silicidation is achieved by the use of an ultra-low initial Si gate electrode and selective S/D epitaxy, which allows us to avoid any additional CMP step. We show excellent transistor morphology, good device results and first functional NiSi TOSI-gate SRAMs in a stateof-the-a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 9 publications
(8 reference statements)
0
1
0
Order By: Relevance
“…At this point the gate predoping for NiSi work function adjustment can be carried out.~~~~Ñet th.oyS scpe ya xd In Figure 8 In the following, we show that, due to its due to the coexistence of the Ni rich phase Ni2Si at integration simplicity, our CMP-less TOSI-gate the top and NiSi at the bottom of the gate. Finally, approach is suitable for a full CMOS flow, as it has Figure 9 demonstrates the suppression of the poly-been presented in more detail in [18]. depletion after total gate silicidation, which can be deduced from the increase of the capacitance value in the inversion regime.…”
Section: Icicdto6mentioning
confidence: 99%
“…At this point the gate predoping for NiSi work function adjustment can be carried out.~~~~Ñet th.oyS scpe ya xd In Figure 8 In the following, we show that, due to its due to the coexistence of the Ni rich phase Ni2Si at integration simplicity, our CMP-less TOSI-gate the top and NiSi at the bottom of the gate. Finally, approach is suitable for a full CMOS flow, as it has Figure 9 demonstrates the suppression of the poly-been presented in more detail in [18]. depletion after total gate silicidation, which can be deduced from the increase of the capacitance value in the inversion regime.…”
Section: Icicdto6mentioning
confidence: 99%