An 8-bit 500-MS/s asynchronous single-channel SAR ADC in 65 nm CMOS

Zhang, Liang; Li, Dengquan; Zhu, Zhangming; Yang, Yintang

doi:10.1007/s10470-015-0512-4

Cited by 5 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In amidst, several designs have been reported in the recent days, He , et al , which allows the overlapping of the DAC settling with the comparator regeneration reset through speculative DAC outputs and interleaved comparators. It uses two DACs and is very much similar to a two‐channel time‐interleaved architecture [15]. A binary‐search ADC with a reduced comparator count was proposed by Lin , et al , which designated a core idea of reducing the count of decision elements based on the structural modification of [16].…”

Section: Introductionmentioning

confidence: 99%

Six‐bit, reusable comparator stage‐based asynchronous binary‐search SAR ADC using smart switching network

Bekal

Mathyarasa

Goswami

et al. 2017

IET Circuits, Devices & Systems

View full text Add to dashboard Cite

A reusable comparator stage-based asynchronous binary-search Successive Approximation Register (SAR) analogue-to-digital converter (ADC) with a smart reference range prediction network is presented in this brief. The proposed architecture has an advantageous merit of using only N comparators in comparison with original binary-search ADC and flash ADC. The design uses selection logic which selects and activates the comparator one at a time, and a smart switching network which allocates reference voltage to selected comparators in the successive comparison process. It claims for equipoise with power and operating speed when compared with flash ADC and SAR ADC. The post-layout simulated performance of 6 bit conversion using only six comparators on United Microelectronics Corporation (UMC)-180 nm achieves 41 dB spurious-free dynamic range and 36.02 dB signal-to-noise distortion ratio with a maximum sampling speed of 330 MS/s consuming 0.64 mW power when operated at 1.8 V supply, corresponding figure-of-merit 36.47 fJ/conversion step.

show abstract

Section: Introductionmentioning

confidence: 99%